Shifting using concatenation in VHDL

A really cool way of building a shift register in a signal line is using the string concatenation operand:

shift_reg <= shift_reg( shift_reg'width -2 downto 0) & input_bit;